

# RCU: MAIN SEQUENCER


R. Marchesini / LBL Berkeley

E-Mail: [RMarchesini@lbl.gov](mailto:RMarchesini@lbl.gov)


- Outline:
- Parallel Operations of the Read Out
- Control Signals of the main blocks and handshakes.
  - EOC
  - FIFO
  - SERIALIZER
- Simulations



# Parallel Operations




Three main operations are performed in parallel:



→ Column Read Out and data storage in the EOC:


The data is stored in the pixel memory and the CEU stores it in sequence into the EOC. Each data consist of LE, TE and ADD information.

→ Data selection for read out {Le comparison}




Each trigger is assigned to a time stamp which is the same used for the pixel but delayed by the latency. This Trigger time is stored into the FIFO and used also to select the data in the EOC that matches the same time (LE comp.)

→ Read out sequence



For each trigger a read out sequence is performed. This sequence reads out the selected data in the EOC and serializes it out.







The CEU manages two columns reading the data stored into the pixel memory, and write it into the Eoc.

- Operations:
  - 1. Hit detection
  - 2. Sparse scan
  - 3. Strobe for writing the data in the EOC.

When the discriminator fire the LE and TE are stored in the pixel memory, and a priority signal ripple down, initiating the data read out. The read out strobe are generated with a 2 phase clock (PHI1, PHI2).



# EOC



## • Operations:

- ➔ 1) WRITE, Write pixel data (LE, TE, ADD).
- ➔ 2) LE COMPARISON, Compare the Trigger time stamp (LE delayed) and store the trigger # (TAI)
- 3-4) READ OUT, read out all the data that matches the actual trigger # (TeEoc, AddEoc).



XCK → 40 MHz, RCK → 10 MHz

Op.	Signals	From
1)	wEoc ( ^PHI1)	CEU
2)	ac ( ^TRIGGER ^XCK)	RCU
3)	nxt ( ^RCK ^XCK)	RCU
4)	rock ( ^RCK ^XCK)	RCU
	rock9	Horiz.Scan
	prioO	Horiz..Scan

Handshake: no **rock** are produced when all the event are read out (Rock9 → 1) EOE .



# FIFO



The main function is to store the LE delayed by the latency every time there is a trigger, and retrieve the LE information during the read out phase.

- Operations:

- ↪ 1) WRITE.

- ↪ 2) READ.

Two independent ports for writing and reading.


Op.	Signal	From:
1) Write	acFifo	RCU
	full	FIFO
	empty	FIFO
2) Read	nxt	RCU

Handshake:

A **nxt** is produced when a read out sequence is terminated and the fifo is not empty,



# Serializer




The rock transfer the data into the serializer.

Op.	Signal	From
SDO	rock ( $\wedge$ RCK)	RCU
	done	SER.

Handshake:

No **rock** is issued before the **done** is produced.





# Simulation

Actual simulation is performed on a single column pair and whole read out logic. The actual model for the different block is the following:

**RCU:** gate level simulation with typical delays.

**FIFO:** no delays, most gate level, functional view of the memory cell.

**SERIALIZER:** gate level.

**SUBTRACTOR:** behavioral model, no delays.

**COUNTER:** behavioral view, indicative delays.

**COLUMN and CEU:** low level behavioral model, gate level. All with typical delay.

**EOC:** gate level and memory cell behavioral model, no delays.

**Next:** model all the blocks at the gate level when it's possible, and annotate the delays from spice simulation.

The **verilog simulation** will be performed on the whole chip circuit. It is mainly intended to be used to stress the logic test, covering all the non standard chip operation. This will also check the connectivity between large blocks.

**Spice simulation** will be performed on large parts, ex: 2 columns pairs and the whole read out logic.







